Hardware User Manual BF532 Video Development Board

Hardware User Manual BF532 Video Development Board

Tags: Interfacing Video codec with blackfin,jumper settings for blackfin video development board,Boot modes in blackfin video development board,
Overall rating
BF532 Video Development Board Hardware Reference

Introduction and Overview

Blackfin processors support a media instruction set computing (MISC) architecture. This architecture is the natural merging of RISC, media functions, and digital signal processing (DSP) characteristics. Blackfin processors deliver signal processing performance in a microprocessor-like environment. The development board is designed to be used in conjunction with the VisualDSP++ development environment to test the capabilities of the ADSP-BF532 Blackfin processors. The VisualDSP++ development environment gives you the ability to perform advanced application code development and debug, such as,

  • Create, compile, assemble, and link application programs written in C++, C and ADSP-BF532 assembly
  • Load, run, step, halt, and set breakpoints in application program
  • Read and write data and program memory
  • Read and write core and peripheral registers
  • Plot memory

Access to the ADSP-BF532 processor from a personal computer (PC) is achieved through a booting mode configuration or an optional JTAG emulator. The booting mode configuration gives access to the ADSP-BF532 processor and the development board peripherals. This JTAG emulators offer faster communication between the host PC and target hardware.

To learn more about Pantech Solutions kits and development tools, go to

ADSP-BF532 Video Development Board provides example programs to demonstrate the capabilities of the Development board.

The Board Features

Analog Devices ADSP-BF532 processor

  • Performance up to 400 MHz
  • 176-pin Lead-LQFP package
  • 27 MHz CLKIN oscillator

Synchronous dynamic random access memory (SDRAM)

  • MT48LC8M16A2 - 16 MB (8M x 16 bits)

Flash memories

  • M29W160EB- 1 MB (512K x 16)

Video interface

  • video decoder w/ 3 input RCA phono jacks
  • ADV7183 ADV7171 video encoder w/ 3 output RCA phono jacks

Universal asynchronous receiver/transmitter (UART)

  • ADM3202 RS-232 line driver/receiver
  • DB9 Female connector


  • 1 power (yellow)
  • 4 general purpose (yellow)

Push buttons

  • 3 push buttons with debounce logic: 1 reset, 2 programmable flags.

Expansion Interface

  • PPI, SPI, EBIU, Timers2-0, UART, programmable flags, SPORT0, SPORT1.

Other features

  • JTAG ICE 14-pin header

The ADSP-BF532 Video Development Board has a flash memory with a total of 1 MB of memory. The flash memory can be used to store user-specific boot code, allowing the board to run as a stand-alone unit. The board also has 16 MB of SDRAM, which can be used by the user at runtime, for Video Applications. We can store large frames in the SDRAM for the further video processing by the processor. It contains a ADV7183 Video Decoder, the ADV7183 integrated video decoder automatically detects and converts standard analog base band television signals compatible with worldwide NTSC, PAL, and SECAM standards into 4:2:2 component video data compatible with 16- or 8-bit CCIR 601/CCIR 656. It contains ADV7171 Video Encoder , the ADV7170/ADV7171 are integrated digital video encoders that convert digital CCIR-601 4:2:2 8- or 16-bit component video data into a standard analog baseband television signal compatible with worldwide standards. By using these are both Video Decoder and Encoder we can implement most of the Video Algorithms


System Architecture

This section describes the processor’s configuration on ADSP-532 video development board. This ADSP-BF532 video development board has been designed to demonstrate the capabilities of the ADSP-BF532 Blackfin processor. The processor has an IO voltage of 3.3V. The core voltage is derived from this 3.3V supply and uses the internal regulator of the processor. The core voltage and the core clock rate can be set up on the fly by the processor.


The ADSP-BF532 Video Development Board includes the following components and functional specification. As shown in figure 2-1:

Functional Specification


Figure 2-1. System Architecture

Power connector and Power supply

The Blackfin processor provides an on-chip voltage regulator that can generate 0.85 V to 1.30 V core VDD with on-chip voltage regulation, 1.8 V, 2.5 V, and 3.3 V compliant I/O. Dynamic Power Management. The ADSP-BF532 processor provides four operating modes such as full-on operating mode, active operating mode, sleep operating mode, deep sleeping operating mode, each with different performance /power profile. In addition, dynamic power management provides the control function to dynamically alter the processor core supply voltage, further reducing power dissipation .Control the clocking of each of the processor peripheral also reduced power consumption.

Clock Signal

The ADSP-532 Processor can be clocked by the external crystal, a sine wave input, or a buffered shaped clock derived from a external clock oscillator. External Bus Interface Unit .The external bus interface unit (EBIU) connects an external memory to the ADSP-BF532 processor. The EBIU includes a 16-bit wide data bus, an address bus, and a control bus. Both 16-bit and 8-bit access is supported. On the Audio development board, the EBI unit connects to

SDRAM and flash memory

16 MB (8M x 16 bits) of SDRAM connect to the synchronous memory select 0 (SMS0) pin. Refer to “SDRAM Interface” on page 1-8 for information about SDRAM configuration. Note that SDRAM’s clock is the processor’s clock out (CLK OUT), which frequency should not exceed 133 MHz. One flash memory devices connect to the asynchronous memory select signals, AMS2 through AMS0. The devices provide a total of 2 Mbytes of primary flash memory, 128 Kbytes of secondary flash memory, and 64 Kbytes of SRAM. The processor can use this memory for both booting and storing information during normal operation. Refer to “Flash Memory” on page 1-9 for details.

Table 3-1 Programmable Flags Connections



Processor PF Pin


Other Processor Pin


Audio Development Board Function


  SPI Slave Select

Serial clock for programming ADV7171    and ADV7183


  SPI Select 1, Timer CLK

Serial data for programming ADV7171  and ADV7183


  SPI Select 2

  ADV7183 OE signal


  SPI Select 3, FS3

  ADV7183 FIELD pin.


  SPI Select 4, PPI15

  AD1836 SPI select


  SPI Select 5, PPI14



  SPI Select 6, PPI13



  SPI Select 7, PPI12
















ADV7171 and ADV7183 data (MSB)



ADV7171 and ADV7183 data



ADV7171 and ADV7183 data



ADV7171 and ADV7183 data


Programmable Flags

The Processor has 15 programmable flags pins (PFs).The pins are multi-functional and depend on the processor on the processor setup. Table 2-1 is a summary of the programmable flag pins used on the Video development board.

PPI Interface

The parallel peripheral interface (PPI) of the ADSP-BF52 processor is a half-duplex, bi- directional port that can accommodate up to 16 bits of data. The interface has a dedicated input clock (27MHz), three multiplexed frame sync signals, and four bits of dedicated data. The remaining data bits come from the re-configured programmable flag pins.

Table 3-2. PPI Connections


Processor PPI Pin

Other Processor Function

Development board  Function



ADV7171 and ADV7183 data (MSB)



ADV7171 and ADV7183 data



ADV7171 and ADV7183 data



ADV7171 and ADV7183 data



ADV7171 and ADV7183 data



ADV7171 and ADV7183 data



ADV7171 and ADV7183 data



ADV7171 and ADV7183 data



ADV7183 FIELD pin



ADV7171 and ADV7183 HSYNC.



ADV7171 and ADV7183 VSYNC.



Input from either the ADV7183 output clock or the same 27MHz oscillator driving the  processor.


Video Output Mode

The ADSP-BF532 Development board employs 8/16-bit PPI interface for video output and video input. In the video output mode, the PPI interface is configured as output and connects to the on-board video encoder device, ADV7171. The ADV7171 encoder generates three analog video channels on DAC B, DAC C, and DAC D outputs. The PPI data connects to P[7:0] of the encoder’s pixel inputs. The encoder’s PPI input clock runs at 27MHz, in phase with CLKIN of the processor.PPI CLK and CLKIN are derived from the same oscillator. The encoder’s synchronization signals, HSYNC and VSYNC, can be configured as inputs or outputs. Video blanking control signal is at level1. The HSYNC and VSYNC signals can connect the multiplexed sync pins of the processor and the on-board ADV7183 video decoder via the SW5 switch.

Video Input Mode

In the video input mode, the PPI interface is configured as input and connects to the on-board video decoder device, ADV7183. The ADV7183 decoder receives three analog video channels on AIN1, AIN4, and AIN5 P[15:8] The decoder’s 27MHz pixel clock output can be selected to and drive PPI clock. Synchronization outputs of the decoder, HS/HACTIVE, VS/VACTIVE, and FIELD, can connect the multiplexed sync pins of the ADSP-BF532 processor and the ADV7171 on-board video encoder via the SW5 DIP switch.


The universal asynchronous receiver/transmitter (UART) port of the processor connects to the ADM3202 RS-232 line driver, as well as to the expansion interface. The RS-232 line driver connects to the DB9 male connector, providing an interface to a personal computer and other serial devices.

Expansion Interface

The expansion interface consists of 2 SPORT Connectors, 1 Timer Connector,1 External SPI interface Connector For Programming the Onboard SPI flash(AT25F2048),Boot Mode Connectors, other connectors for Write Protection and a 14pin JTAG header which s used for in-circuit Emulation.

JTAG Emulation Port

The JTAG emulation port allows an emulator to access the processor’s internal and external memory through a 14-pin interface. To learn more about available emulators, contact Analog Devices (see “Product Information”).

Memory Map

The ADSP-BF532 processor has internal SRAM that can be used for instruction or data storage. The configuration of internal SRAM is detailed in the ADSP-BF532 Processor Hardware

Table 3.3. Development Board Memory Map





External Memory

0x0000 0000


SDRAM bank 0 (SDRAM).

See “SDRAM interface on page 1-9”.

0x2000 0000

0x200F FFFF

ASYNC memory bank 0 (Primary Flash A).See Flash Memory on page 1-10.

0x2010 0000

0x201F FFFF

ASYNC memory bank 1 (Primary Flash B). See Flash Memory on page 1-10.

0x2020 0000

0x202F FFFF

ASYNC Memory bank 2(flash A and B secondary Memory, SDRAM and Internal registers). See Flash memory on page 1-10.





0xFF80 3FFF

Data bank A SRAM 16 KB


0xFF80 7FFF

Data bank A SRAM /CACHE 16 B


0xFF90 3FFF

Data bank B SRAM 16 KB


0xFF90 7FFF

Data bank B SRAM /CACHE 16KB






Instruction SRAM 64 KB



Instruction SRAM /CACHE 16DB



Scratch Pad SRAM 4 KB



System MMRs 2MB

0xFFE0 000


Core MMRs 2MB

All other locations



Reference. The ADSP-BF532 Video development board includes two types of external memory, SDRAM and flash memory. The size of the SDRAM is 16 MB (8M x 16 bits). The processor’s memory select pin SMS0 is configured for the SDRAM. The size of the Flash memory is 1 MB (512K x 16). The processor’s memory select pins AMS0, AMS1, and AMS2 is configured for flash memory.

SPI FLASH Interfaces

The AT25F2048 provides 2,097,152 bits of serial reprogrammable Flash memory organized as 262,144 words of 8 bits each. The device is optimized for use in many Industrial and commercial applications where low-power and low-voltage operation are essential. The AT25F2048 is available in a space-saving 8-lead JEDEC SOIC and Ultra Thin SAP package.

Pin Configurations


Pin Name



Chip Select


Serial Data Clock


Serial Data Input


Serial Data Output




Power Supply


Write Protect


Suspends Serial Input


SDRAM Interface

The three SDRAM control registers must be initialized in order to use the MT48LC8M16A2 - 16 MB (8M x 16 bits) SDRAM memory. If you are in Video board or emulator session and a reset operation is performed, the SDRAM registers are set automatically to the values listed in Table 1-2. To disable this feature, clear the Use XML reset values check box on the Target Options dialog box, which is accessible through the Settings pull-down menu. The values are derived for maximum flexibility and work for a system clock frequency between 54 MHz and 118.8 MHz. For more information about the Target Options dialog box, see the online Help.

Automatic configuration of SDRAM is not optimized for any SCLK frequency. Table 1-2 shows the optimized configuration for the SDRAM registers using a 118.8 MHz, 126 MHz, and 133 MHz SCLK. The frequency of 118.8 MHz is the maximum SCLK frequency when using a 594 MHz core frequency, the maximum frequency for the Video board when using the internal voltage regulator. Only the EBIU_SDRRC register needs to be modified in the user code to achieve maximum performance.

Table 3.4. SDRAM Optimum Settings
































An example program is included in the Audio board installation directory to demonstrate how to set up the SDRAM interface.

Flash Memory

The following sections describe how to use the memory pins, as well as how to configure the flash memory devices. Example code is provided in the Video board installation directory to demonstrate how to program the flash memory as well as to demonstrate the functionality of the general-purpose IO pins.

Flash Memory Map

Each device includes the following memory segments:

Access to each segment is 16-bit. The processor’s AMS0, AMS1, and AMS2 memory select pin are used for that purpose. Asynchronous memory bank 0 is always enabled after a hard reset, while banks 1 and 2 need to be enabled by software. Table 1-3 provides an example on asynchronous memory configuration registers. Each flash chip is initially configured with the memory sectors mapped into the processor’s address space shown in Table 1-4.

Table 3.5. Asynchronous Memory Control Registers Settings Example






Timing control for banks 1 and 0

EBIU_AMBCTL1 bits 15-0


Timing control for bank 2 (bank 3 is not used)

EBIU_AMGCTL bits 3-0


Enable all banks


Table 3.6 Flash Memory Map

Start Address

End Address


0x2000 0000

0x200F FFFF

Asynchronous bank0 (1MB)

0x2010 0000

0x201F FFFF

Asynchronous bank1 (1MB)

0x2020 0000

0x202F FFFF

Asynchronous bank2 (1MB)

0x2030 0000

0x203F FFFF

Asynchronous bank3 (1MB)

All other locations



Video Interface

The board supports video input and output applications. The ADV7171 video encoder provides up to three output channels of analog video, while the ADV7183 video decoder provides up to three input channels of analog video. Both the encoder and the decoder connect to the parallel peripheral interface (PPI) of the processor. For additional information on the video interface hardware. For the video interface to be operational, the following basic steps must be performed. Configure the SW5 DIP switch as required by the application. Remove reset to the video device. If using the decoder, Enable device by driving programmable flag output PF2 to 0.Select PPI clock .Program internal registers of the video device in use. Both video encoder and decoder. Use a two-wire serial interface to access internal registers. A programmable flag PF0 functions as a serial clock(SCL), and PF1 functions as a serial data (SDATA).program the processor’s PPI interface (configuration registers,DMA, etc.). Example programs are included in the EZ-KIT installation directory to demonstrate the capabilities of the video interface.

SPI Interface

The serial peripheral interface (SPI) of the ADSP-BF532 processor connects to the expansion interface. The PF2 flag of the processor is used as the devices select for the SPI port.



Figure 4-1: Blackfin Video development Board Components placement

Switches, Jumper, connector and LED Description

This section describes the operation of the jumpers and switches. The jumper and switch locations are shown in Figure 2-2.


Figure4-2. Jumper, LED and Switch Settings

JTAG Connector (J9)

All ADI JTAG emulators interface with the DSP using a 14-pin JTAG emulator header. The header provides a connection interface for the JTAG emulator pod. The header can also be used to connect an optional local (embedded on the user target) boundary scan controller to the DSP when the JTAG emulator is not attached. All ADI JTAG emulators use a superset of the IEEE 1149.1 standard to send and receive data from the DSP JTAG emulation port. JTAG emulators use an additional signal called EMU~ as a JTAG emulation status flag from the DSP. This signal is a vendor-specific signal, which is not part of the IEEE 1149.1 Specification. You must supply this header on your target to communicate with the JTAG emulator. The JTAG emulator target header interface is a standard dual-row 0.025” male square-post header, employing 0.1” x 0.1” spacing, with a minimum post length of 0.235”.Pin 3 of the JTAG emulator cable header is keyed to prevent accidental insertion of the pod with the target backwards. You should clip pin 3 on your target board header to allow insertion of the JTAG emulator cable female header.

When using an emulator with the Video development board follow the connection instructions provided with the emulator .As shown in figure.


Figure4.3 JTAG emulator target header interface


The JTAG emulator 14-pin female header position 3 connects to a wire in the JTAG cable, which returns to ground at the emulator.

Test Dip Input Output Switch Buttons (SW1 and SW2)

  • Two PUSH buttons (SW1 and SW2) are located on the bottom of the board.
  • The PUSH buttons are used only for giving input from the outside.

Timer setting jumper (J5)

Timer 0, 1, 2 are connected to corresponding 3 pins of connector J5 that is used for viewing output of timer signal .For example if a PWM wave is generated on Timer 0 pin ,that wave can be observed on pin 1 of connector J5 .

SPI_SLT Select jumper (J11, J8)

The connector J11 contains three pins as shown in figure,

Table 4.1. SPI_SLT jumper settings



Jumper setting




SPI FLASH is selected by Microcontroller




SPI FLASH is selected by BF532



Video configuration switch (SW5)

This 6 pin DIP switch enables the Video connector. It is necessary to switch them on for the Core Module ADSP-BF532.

Table 4.2. Video configurations Switches

Switch settings



For video Encoder (ITU-656 modes) OE signal

should be on



Allow signals into video encoder



Allow signals into video decoder



SPI connector is used to program the SPI FLASH by External means for example microcontroller having SPI interface

Booting modes connector (J3, J2)

The ADSP-BF531/ADSP-BF532/ADSP-BF533 processor has two mechanisms (listed in Table) for automatically loading internal L1 instruction memory after a reset. A third mode is provided to execute from external memory, bypassing the boot sequence.

Table 4.3: Booting Mode Table


Jumper settings


Boot Mode








Execute from 16 bit external memory






Boot from 8bit/16 bit flash






Boot from serial master





Boot from serial slave EEPROM/flash(8/16-or 24 bit address range ) a


The BMODE pins of the reset configuration register, sampled during power-on resets and software-initiated resets, implement the following modes:

Execute from 16-bit external memory: Execution starts from address 0x2000 0000 with 16-bit packing. The boot ROM is bypassed in this mode. All configuration settings are set for the slowest device possible (3-cycle hold time; 15-cycle R/W access times; 4-cycle setup).

Boot from 8-bit or 16-bit external flash memory: The flash boot routine located in boot ROM memory space is set up using asynchronous Memory Bank 0. All configuration settings are set for the slowest device possible (3-cycle hold time; 15-cycle R/W access times; 4-cycle setup).

Boot from SPI serial EEPROM/flash: (8-, 16-, or 24-bit addressable, or Atmel AT45DB041, AT45DB081, or AT45DB161) – The SPI uses the PF2 output pin to select a single SPI EEPROM/flash device, submits a read command and successive address bytes (0x00) until a valid 8-, 16-, or 24-bit addressable EEPROM/flash device is detected, and begins clocking data into the processor at the beginning of L1 instruction memory.

Boot from SPI serial master: The Blackfin processor operates in SPI slave mode and is configured to receive the bytes of the LDR file from an SPI host (master) agent. To hold off the host device from transmitting while the boot ROM is busy, the Blackfin processor asserts a GPIO pin, called host wait (HWAIT), to signal the host device not to send any more bytes until the flag is disserted. The GPIO pin is chosen by the user and this information is transferred to the Blackfin processor via bits[10:5] of the FLAG header in the LDR image. For each of the boot modes, a 10-byte header is first read from an external memory device.

The header specifies the number of bytes to be transferred and the memory destination address. Multiple memory blocks may be loaded by any boot sequence. Once all blocks are loaded, program execution commences from the start of L1 instruction SRAM. In addition, Bit 4 of the reset configuration register can be set by application code to bypass the normal boot sequence during a software reset. For this case, the processor jumps directly to the beginning of L1 instruction memory.

Every Board comes along with SPI Boot loader ensure there is jumper on WP and Jumper in J15

We have two modes,

  • Programming Mode
  • General or Normal Mode

Programming Mode

In Programming Mode J3, J2 should be connected on connection side(NC) as shown below .This mode will boot the processor from SPI


J15, WP should have a jumper as shown below,


SSEL should be configured for BF532 as shown below


General Mode

In general mode a jumper must be connected to J1 as shown below.


J15, WP should have a jumper as shown below,


SSEL should be configured for BF532 as shown below


And Reset the kit , Previously whatever are there in the ”Programming Mode” keep all Additionally just we need to put the JUMPER in J3 or BMODE1 in “C” side Now the Boot Mode is changed to “01 ” where it will Boot from 8-bit/16-bit Flash

PPI connector (J12)

PPI connector can be used for external means by using connector J12.As all PPI interface signals are taken outside, it can be connected to any video encoder or decoder or any image sensor also

SPORT0, SPORT1 Connector (J4, J6)

SPORT0, SPORT1 can be used for external means by connector J4, J6. As all SPORT interface signals are taken outside, it can be connected to any Audio encoder or decoder or any other signal.

Connector (J10)

MISO should be high.

PPI Clock connector (J18)


Figure 4.4 : Video Decoder Connection

  • 27 MHz CLOCK from Crystal Oscillator
  • CLOCK given to PPI(PPI_CLK)
  • LLC1(Line Locked Clock) from the Video Decoder

This Jumper is used to give different clocks to the PPI based whether we are working with Video Encoder or Video Decoder. When we are working with Video Decoder we should connect the PPI_CLK to LLC1 from video decoder as shown in the above figure.


Figure4.5: Video Encoder Connection

When we are working with Video Encoder we should connect the PPI_CLK to 27 MHz CLOCK from Crystal Oscillator

Memory connector (J13)


Figure 4.6 Memory Connector

The Memory Connector is used to see the Asynchronous Interface Signals.Bf532 is having 4 Asynchronous Memory banks each having capacity of 1Mbyte .Each bank is having a bank select signal (AMS0, 1, 2, 3).By using these signals BF533 will select the individual banks. The Asynchronous interface is also having Control signals (ARE, AOE, AWE, and CLKOUT). We can observe all these signals by using this Memory connector (J13).

I2C Control Switch (SW3)

This 4 pin DIP switch enables the input switches and I2C control pins. As shown in table

Table 4.4 I2C Control Switch

Switch settings



Enable I2C pins such that SDATA, SCLK to configured video encoder and decoder



Enable input Switches


Reset Push Button (SW4)

The RESET push button resets of the Blackfin and Flash on the board

Power LED (D5)

When LED1 is lit (Yellow), it indicates that power is being supplied to the Board properly

User LED s (D1–4)

Four LED s connect to six general-purpose IO pins of the Blackfin processor such as PF8.PF9, PF10, PF11

Table 4.5: User LED s

LED Reference Designator

Blackfin processor port name


PF 8


PF 9


PF 10


PF 11


Installation and Session Startup

For correct operation, install the software and hardware in the order presented in the VisualDSP++ Installation Quick Reference Card.

  • Verify that the yellow USB monitor LED (ZLED3, located near the USB connector) is lit. This signifies that the board is communicating properly with the host PC and is ready to run VisualDSP++.
  • If you are running VisualDSP++ for the first time, navigate to the VisualDSP++ environment via the Start –> Programs menu. The main window appears. Note that VisualDSP++ does not connect to any session. Skip the rest of this step to step 3. If you have run VisualDSP++ previously, the last opened session appears on the screen. You can override the default behavior and force VisualDSP++ to start a new session by pressing and holding down the Ctrl key while starting VisualDSP++. Do not release the Ctrl key until the Session Wizard appears on the screen. Go to step 4.
  • To connect to a new session, start Session Wizard by selecting one of the following.
       -  From the Session menu, New Session.
       -  From the Session menu, Session List. Then click New Session from the Session List dialog box.
       -  From the Session menu, Connect to Target. Then click New Session from the Session List dialog box.
  • The Select Processor page of the wizard appears on the screen. Ensure Blackfin is selected in Processor family. In Choose a target processor, select ADSP- 532 Click Next.
  • The Select Connection Type page of the wizard appears on the screen. Select Emulator and click next.
  • The Select Platform page of the wizard appears on the screen. In the Select your platform list, select ADSP-BF532 Video Development board via Debug Agent. In Session name, highlight or specify the session name. The session name can be a string of any length; although, the box displays approximately 32 characters. The session name can include space characters. If you do not specify a session name, VisualDSP++ creates a session name by combining the name of the selected platform with the selected processor. The only way to change a session name later is to delete the session and to open a new session. Click Next.
  • The Finish page of the wizard appears on the screen. The page displays your selections. If you are satisfied, click Finish. If not, click Back to make changes.

To disconnect from a session, click the disconnect button or select Session –> Disconnect from Target

To delete a session, select Session –> Session List. Select the session name from the list and click Delete. Click OK.

Evaluation License Restrictions

The ADSP-BF532 Audio Development board installation is part of the VisualDSP++ installation. The ADSP-532 Video Development board is a licensed product that offers an unrestricted evaluation license for the first 90 days. Once the initial unrestricted 90-day evaluation license expires:

  • The linker restricts a users program to 20 KB of internal memory for code space with no restrictions for data space.
  • The ADSP-532 Video development board hardware must be connected and powered up to use VisualDSP++ with a valid evaluation or permanent license.

Refer to the VisualDSP++ Installation Quick Reference Card for details.

Board Layout


Join the World's Largest Technical Community

we respect your privacy.