FPGA Implementation of AES Algorithm using Spartan6 FPGA Project Kit

Call for Price

FPGA Implementation of AES Algorithm using Spartan6 FPGA Project Kit

SKU: AES Algorithm using Spartan6 FPGA Project Kit Categories: ,

Description

Abstract

With the current ubiquity of computer networks, distributed systems in general, and the Internet in particular, cryptography has become an enabling technology to secure the information infrastructures we are building, using, and counting on in daily life. In present days, almost every relevant communication system requires secure data transfer in order to maintain the privacy of the transmitted message. Hardware implementation on FPGA offers a quicker and customizable solution. I use Very High Speed Integrated Circuit Hardware Decryption Language (VHDL) for synthesizing logic design. The existing project uses Spartan6 FPGA Project Kit which is an integrated circuit development platform based on the Xilinx Spartan 6 FPGA.

 

Tool required

Software:

  • Xilinx ISE 14.7i

Language:

  • Verilog

Hardware:

  • Spartan6 FPGA kit
  • Serial Cable
  • PC

Additional information

Weight 1.000000 kg

Reviews

There are no reviews yet.

Be the first to review “FPGA Implementation of AES Algorithm using Spartan6 FPGA Project Kit”

Your email address will not be published. Required fields are marked *

This site uses Akismet to reduce spam. Learn how your comment data is processed.