Design of a multiplexer in multiple logic styles for low power VLSI

In stock
Design of a multiplexer in multiple logic
Quick Overview
Design of a multiplexer in multiple logic styles for low power VLSI
Call For Price

Secured and trusted checkout with


The Low power and low energy has become an important issue in today’s consumer electronics. Any combinational circuit can be represented as a multiple inputs with single output. Multiplexers are used to design any digital combinational logic circuit. Hence it is required to design a multiplexer with low power consumption and high speed. The main objective of this paper is to design the multiplexer using complementary metal oxide semiconductor (CMOS) logic and pass-transistor logic styles. The power consumption, delay, area, transistor count of various logic styles are compared. This paper shows that static NMOS logic multiplexer is an optimum device level design which has characteristics of high speed with minimum power compared with other realizations. These different logic styles are compared by performing detailed transistor level simulations using CAD tools of DSCH3 and Micro wind 3.1 in submicron regime.


  • Communication system – Communication system is a set of system that enables communication like transmission system, relay and tributary station, and communication network. ...
  • Telephone network – In telephone network, multiple audio signals are integrated on a single line for transmission with the help of multiplexers.





Multiplexer can facilitate the transmission of data through a single line, this makes the transmission circuit economical and less complex. Besides, the ability of multiplexer to switch digital signals can be extended to switch video signal, analogue signals

Software Used

Tanner EDA/LT Spice


0% of 100
Write Your Own Review
You're reviewing:Design of a multiplexer in multiple logic styles for low power VLSI