A Memory-Based FFT Processor Design with Generalized Efficient Conflict-Free Address Schemes

In stock
SKU
A Memory-Based FFT Processor Design
Quick Overview
A Memory-Based FFT Processor Design with Generalized Efficient Conflict-Free Address Schemes
Call For Price

Secured and trusted checkout with

Introduction:

THE fast Fourier transform (FFT) is a commonly used algorithm in digital signal processing areas, such as imaging applications and communication systems. Memory-based FFTs pass the data multiple times through a single butterfly processing element (PE) or set of PEs, with several memory banks to hold intermediate results, processing the data recursively regardless of computation length. Conflict-free address schemes for concurrent data access from different memory banks become an essential problem. A parity bit check method for one or more radix-2 PEs is first introduced. An in-place strategy reduces the total memory storage to minimum N. A mixed radix-4/2 in-place scheme makes the input and output bits symmetric, and then, the conflict-free scheme is extended to a mixed-radix algorithm. A multiple radix-2 PE scheme is demonstrated to increase the throughput of FFT processors.

Existing System:

Multipath Delay Commutator (MDC):

A multipath delay commutator (MDC) architecture with high radix is used to replace the complex PE in conventional memory-based FFTs. a generalized conflict-free address scheme with single or multiple radix-2q MDC architectures for 2n-point FFTs is illustrated. However, this scheme does not extend the principle to arbitrary-length FFTs and more general decomposition algorithms.

Fig 1: Architecture of a multiple-PE, memory-based FFT processor

Drawbacks:

  • More number of computation cycles
  • Complexity of the computation

Proposed System:

High radix–small-butterfly (HRSB):

A memory-based FFT processor design methodology with a generalized conflict-free address scheme for arbitrary-length FFTs. We unify the conflict-free address schemes of three different FFT lengths, including the single power point (SPP) FFTs, the common non single-power point (NSPP) FFTs, and the NSPP FFTs applied with the PFA, to the same address generation format. The memory bank index and the internal address are all generated by

Fig 2: Block diagram of the proposed FFT processor architecture

Language:

Verilog HDL

Software:

Xilinx ISE 14.7

0
Rating:
0% of 100
Write Your Own Review
You're reviewing:A Memory-Based FFT Processor Design with Generalized Efficient Conflict-Free Address Schemes
Quote Inquiry Form

Write a descriptive message about what you are inquiring.